



Rev 1.01

The diagram illustrates the Intel Skylake PCH (Platform Controller Hub) and its connections to various system components. The central component is the **INTEL SKYLAKE PCH**, which is connected to an **Intel Processor SKYLAKE LGA-1151 Pin Socket** above it. The PCH is connected to various I/O controllers and storage devices. On the left, it connects to PCI-E X16 slots (SLOT1, SLOT2, SLOT3 (X4)), USB controllers (ASMI142, ASM1083), and SATA controllers (Q-SW1480, Q-SW1480). On the right, it connects to memory controllers (DDR3, DDR4), display controllers (DVI, HDMI, Display Port), audio controllers (Realtek ALC892), LAN controllers (L219V), and storage controllers (SATA EXPRESS1, SATA EXPRESS2, M.2 SLOT (X4)). The PCH also connects to an **Integrated Clock** and an **LPC BUS** (NCT6793D). The diagram shows the PCH as the central hub for all system components, with various buses (PCI-E, USB, SATA, LAN, LPC) connecting it to the rest of the system.





1. PSON# is inverted by SLP_S3#, but gated and delayed by PWROST#

2. PWROK will assert when +3V arrives at +2.1V then delay 300ms-500ms and gated by ATXPGD

3. If support AMT, SLP_A# could already be high before sequence begins. If not support AMT, SLP_A# will come with SLP_S3

4. SLP_S4# controls +1.5VDual and +VTTDDR


5. Come with 1.5VDUAL


6. Come with +3V, +12V and gated by SLP_S3#


7. CPUFWROK= After PWROK

8. FLTST# = PCH PWROK AND PCH SYS_PWROK

9. FLTST#_PROC=FLTST#, voltage=1V, directly connect to CPU








```
Channel A
4 Layer routing
```







D4 DO A[0:63]



DDR CHANNEL A

SOCKET1151







ALL CFG 1 = NO TERMINATION ON BOARD DEFAULT HIGH
ALL CFG 0 = PHYSICAL STRAP LOW ON BOARD


All Save Internal Pull-Ups +WCIO			
CFG	S = 1	S = 0	Description
0	Normal	STALL	EAR
1			Reserved
2	Normal	Lane Reverse	PCIEK16 Lane Reversal
3			Reserved
4	disable	enable	oCP
5	PCIE Config	PCIE Config	SEL[0]
6	PCIE Config	PCIE Config	SEL[1]
7	RESET	BIOS REQ	
8-19			Reserved

```


CPU[0]: Stall reset sequence after PCU PLL lock until de-asserted;
- 1 = (Default) Normal Operation; No stall.
- 0 = Stall.
CPU[1]: Reserved configuration lane.
- 1 = Stall.
CPU[2]: Reserved configuration lane.
- 1 = Normal operation
- 0 = Lane numbers reversed.
CPU[3]: Reserved configuration lane.
- 1 = Disabled.
- 0 = Enabled.
CPU[4:5]: PCU Express* Bifurcation
- 00 = 1 x d0, 2 x d1 Express*
- 01 = reserved
- 10 = 1 x d0, 1 x PCU Express*
- 11 = x16 PCU Express*.
CPU[7]: RSG Training;
- 1 = (Default) RSG train immediately following RESET# de-assertion.
- 0 = RSG wait for RSGS for training.
CPU[8]: Reserved configuration lane.

```






XDP Card USB3 CON1




XDP Card USB3 CON2



XDP Card USB3 CON3




XDP Card USB3 CON4






Naming Rule:
CTxPy==>請將XDP Card CONx connector的Pin y

Placement Rule:
此頁面則黏全部放背面靠近輸出端。
Layout會協助把Reference文字圈出。
若有需求初期PCB版本可洗背面文字。
但低階機種PCB版本請記得通知板廠不洗背面文字







Power Network:
+1.0V_A請從DIP電容跳線至XDP Card CON2 Pin19
+3VSB請從DIP電容跳線至XDP Card CON4 Pin1
+VCC0請從DIP電容跳線至XDP Card CON3 Pin19
+VCC1請從DIP電容跳線至XDP Card CON2 Pin1
+3VSB_Atx請從DIP電容跳線至XDP Card CON4 Pin19
GND請跳線至XDP Card CON2 Pin7








Layout to 0603




DRAM SMBUS From PCH (Thru Level Shift)









CPU DDR Vref

For CPU DDR Vref



delete this page for HDMI/DVI colay












do this if
for DVI

POWER for HDMI & DVI

If only HDMI, this power must still need







PowerLine AC Data Series (mV)				
Max Capacitance (BaseLine ± Protection)	Technology (Driver)	NA	JP	US
Maximum Value (x ± 5%)	IC (P/L)	NA	JP	US
ESD Protection	ESD	NA	JP	Optional
Max HFEET Amp/Cond	NA	NA	US/JP	Subsidiary/JP















From Chipset's GPIO


STATE	BIOS Set
9w-08 (VBIO6/GOP)	HIGH
08 (Graph.Lic)	LOW


























POWER FLOW



NOT SUPPORT DSW

Power plane



Control link



SUPPORT DSW

Power plane



Control link



S_DPOWER
Sequence



PCH_PWRGD & VCCST_PWRGD Sequence Control Ckts

31.65,84.89.92

55,65,85

31.36.92




9

PCH_SYSPWR0K Sequence Control Ktcs

The diagram illustrates the PCH_SYSPWR0K sequence control circuit. It features several input signals and two main functional blocks:

- Inputs:**
 - P_VRL_READY_10:** Connected to pin 1 of SR133 (60nm resistor).
 - SR133:** A 60nm resistor connected to pin 2 of SR133 and pin 1 of O_PWR0K.
 - O_PWR0K:** A 60nm resistor connected to pin 2 of O_PWR0K and pin 1 of the B_SYSPWR0K block.
 - VCC Signals:** +VCC_EOP10_PWBGD (OD) and +VCC_E03RAM_PWBGD (OD) are connected to the B_SYSPWR0K block.
- Functional Blocks:**
 - B_SYSPWR0K (12.31):** A block with a note "PD on PCR side". It receives inputs from O_PWR0K and the VCC signals.
 - B_BLP_03M (31.65.94.95.92):** A block with a note "PD on PCR side". It receives inputs from the B_SYSPWR0K block and the BATS44WV block.
- Other Components:**
 - SDS:** A component connected to pin 3 of the B_BLP_03M block.
 - BATS44WV:** A component connected to pin 1 of the B_BLP_03M block.


1. PCH will have a minimum of a 1ms delay from PCH_PWRON to assertion of PROC_PWRGD.
2. PWRSTB to PCH_PWRON and PCH_PWRON to SYS_PWRON, PROC_PWRGD; Refer to POC Figure 45-1 SKL S FLOW diagram for SYS_PWRON/PCH_PWRON Generation
3. It is recommended that SYS_PWRON be asserted after both PCH_PWRON assertion and processor PCH does not monitor
4. PCH_PWRON and SYS_PWRON both needs to be high to exit reset, but either signal can come up first. SYS_PWRON be asserted after both PCH_PWRON assertion and processor core VR_PWRGD assertion.



If no DATA EXPRESS SWITCH with N.2 or ANIM switch with N.2 by ME ,Choose this block

If no N.214*ERRR ,Choose this block

[illegible]




if 2 SATAEXPRESS,delete these



180度connector



Light Gray










90度connector

If 2 SATAEXPRESS, delete these


804 LIGHT GRAY

TCC control


















ESD Diode



Reserve Location (RES A)




OC# circuit for Intel



OP3 - Connector


Ext USB3 Connector 1&2




OP3

Port 12


Delete it for EMS




Delete it for EMS



Reserve Location (RES A)




Reserve Location (RES A)






Port 34

PL CAP & EL CAP co-lay




PL CAP & EL CAP co-lay




BOM	
N/A	mount
/X	unmount

STANDARD CIRCUIT	
0100	000
CS_USB_0.2B	
NO_TESTN_USB	
/X	



- USBPWWR_SW# GPIO select:
1. could be GPI & GPO both
 2. default GPI (no internal pull-down/pull-high resistor)
 3. +3VSB_ATX power plane, 3V tolerance
 4. High level to force +5VSB_DUAL switch to +5V
 5. Low level to let +5VSB_DUAL switch to +5VSB_ATX under S3/S4/S5
 6. default need High level





don't need for Flash Back


for USB Port default have Power

Inrush Circuit for USB Port default have Power or Flash Back Function


for Intel LAN



Delete it for EMS



GLAN + USB2 *2 Connector



Intel LAN I217 should use old LAN Surge Connector
U2+LAN Connector: 12014-00061500
U3+LAN Connector: 12014-00061400

LAN1 POWER

1. LAN IC power change to +3VSB_ATX (remove short-pin L1R88, add resistor L1R88 & L1R89)









for Intel PHY

2. for Intel PHY LAN, L1_LAN_DISABLE# renamed L1_LAN_DISABLE#_R in LAN IC Page
3. for Intel PHY LAN, L1_LAN_DISABLE# pull high resistor L1R7 Optional change to /LAN1_ERP_WAKE
4. for Intel PHY LAN, L1_LAN_WAKE# renamed L1_LAN_WAKE#_R in LAN IC Page

for PCIE LAN1


5. for Intel PCIE LAN, L1_DEV_OFF# choose +3VSB_ATX power plane GPIO
6. for PCIE LAN, S_WAKE# renamed S_WAKE#_LAN1 in LAN IC Page







STANDARD CIRCUIT	
ICM6	Audio
Audio_03D	
HD_STANDARD_AUDIO	

for ALC887-VD2/ALC892/ALC1150




DIP CAP
EL 1000 : 11G040810743
PL 1000 : 11G109001P000
Aufile 1000 : 11G11-00026000
Gamer 1000 : 11G11-00026000

AL13, AL14
75 Ohm: 10V213750010
47 Ohm: 10V213470010



AAFP

for ALC887-VD2/ALC892



AC37, AC38
0.010F without AMP: 11V232103370
0.0330F with AMP: 11V232333370

SPDIF Header

Delete it for EMS

100UF

60 A_L_OUT_L_C >> ACE1 1 2 10UF/10V
60 A_L_OUT_R_C >> ACE2 1 2 10UF/10V

without AMP/De-POP


60 A_LINE_L_C >> AC17 2 1 10UF/5V
X5R mba_0005 A_LINE_L_L
60 A_LINE_R_C >> AC18 2 1 10UF/5V
X5R mba_0005 A_LINE_R_L

60 A_MCT_L_C >> AC19 2 1 4.7UF/5V
X5R mba_0003 A_MCT_L_L
60 A_MCT_R_C >> AC20 2 1 4.7UF/5V
X5R mba_0003 A_MCT_R_L

Normal


60 A_VREF_MCT_L >> 7 2.7KΩ B ARN1D
60 A_VREF_MCT_R >> 5 2.7KΩ G ARN1C

for ALC887-VD2/ALC892




Delete it for EMS

2x7 Pin TPM Header



Mini-ITX Screw Hole

Delete it for EMS



MB SCREW FOOTPRINT

MB_HOLE_160_T_U_LF3



MB_HOLE_160_T_U_LF3



MB_HOLE_160_T_U_LF3



MB_HOLE_160_T_U_LF3




MB_HOLE_160_T_U_LF3



MB_HOLE_160_T_U_LF3




EATX POWER



EATXR16 & EATXR216 place near EATX 24Pin


modify Part Number by color

!MOUNT EMS CAP by model/by test,default /X
Intelmount /Intel CAPs




place near EATXPWR

Delete it for EMS



HW Monitor





If no CPU thermistor, unmount components HTR1, OC430, OR431


If no MB thermistor, unmount components OTR1, OC432, OR433

[illegible]

ERP Circuit





No ERP Circuit





CPU FAN


PWM Mode






4 Pin PWM Mode & DC Mode





PWM Mode & DC Mode Power Solution





COM 1











COM Header




COM 2










P_+VCCSAIO_OV#_1_10	P_+VCCSAIO_OV#_2_10	VCCIO
X	X	0.98V
0	1	1.8V
0	0	1.05V





79.84	P_+VCCIO_PG_10
82.89	P_+VCCIO_RN_10



Put PC302 and PC305 MLCC inside the socket.











+5VSB_ATX ==>+3VSB_ATX

Io:1.5A







DUMMY LOAD





31,65,84







Switch ON/OFF




Linear




Switching

Control signal


Power Rail








- 1.Vin and Vout keep more than 30mils away.
- 2.Input cap and Output cap can't use same GND.
- 3.P_3V_GATE_10 is away from Vin more than 15mils, from Vout more than 30mils.

PC412靠近PQ403放置



PQ404,PQ410 and other components are better to place close to PQ403.





4 Pin +12V Connector

顏色: CHL

Z97 : 12015-00053200

